Beckhoff EtherCAT IP Core for Altera FPGAs v3.0.10 User Manual Page 58

  • Download
  • Add to my manuals
  • Print
  • Page
    / 141
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 57
IP Core Configuration
III-46 Slave Controller IP Core for Altera FPGAs
5.2.5.4 SPI Configuration
The SPI interface is a serial slave interface for µControllers.
Figure 17: Register PDI SPI Configuration
Device emulation
Enable Device emulation (0x0141[0]=1). This feature should be disabled in most use cases.
SPI Mode
The SPI mode determines the SPI timing. Refer to SPI PDI description for details. Mode 3 is
recommended for slave sample code.
Late Sample
The Late Sample configuration determines the SPI timing. Refer to SPI PDI description for details. It is
recommended to leave this unchecked for slave sample code.
Interrupt Polarity, Interrupt Driver
SPI_IRQ output driver configuration.
Polarity of SPI_SEL
SPI_SEL signal polarity.
Tristate driver for SPI_DO inside core
Include tri-state driver for SPI Data Out. With tri-state driver, SPI_DO is either driven actively or high
impedance output.
Page view 57
1 2 ... 53 54 55 56 57 58 59 60 61 62 63 ... 140 141

Comments to this Manuals

No comments