Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e User Manual Page 115

  • Download
  • Add to my manuals
  • Print
  • Page
    / 126
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 114
PDI Description
Slave Controller IP Core for Xilinx FPGAs III-103
PLB_SPLB_CLK
PLB_ABus
ADR
PLB_RNW
PLB_Sl_RdDack
PLB_Sl_RdComp
PLB_Sl_rdDBus
DATA
t
Read
PLB_PAValid
t
Clk
PLB_Sl_addrAck
PLB_BE
BE
PLB_Sl_Mbusy[x]
Figure 54: PLB Read Access
PLB_SPLB_CLK
PLB_ABus
ADR
PLB_RNW
PLB_Sl_wrDack
PLB_Sl_wrComp
t
Write
PLB_PAValid
t
Clk
PLB_Sl_addrAck
PLB_BE
BE
PLB_Sl_Mbusy[x]
PLB_wrDBus
DATA
Figure 55: PLB Write Access
Page view 114
1 2 ... 110 111 112 113 114 115 116 117 118 119 120 ... 125 126

Comments to this Manuals

No comments