Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e User Manual Page 51

  • Download
  • Add to my manuals
  • Print
  • Page
    / 126
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 50
IP Core Configuration
Slave Controller IP Core for Xilinx FPGAs III-39
5.1.5.1 No Interface and General Purpose I/O
If there is no interface selected no communication with the application is possible (except for general
purpose I/O).
Figure 18: Register Process Data Interface
Number of GPIOs
General purpose I/O signals can be added to any selected PDI. The number of GPIO bytes is
configurable to 0, 1, 2, 4, or 8 Bytes. Both general purpose outputs and general purpose inputs of the
selected width are available.
Page view 50
1 2 ... 46 47 48 49 50 51 52 53 54 55 56 ... 125 126

Comments to this Manuals

No comments