Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e User Manual Page 30

  • Download
  • Add to my manuals
  • Print
  • Page
    / 126
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 29
Features and Registers
III-18 Slave Controller IP Core for Xilinx FPGAs
Table 10: Legend
Symbol
Description
x
Available
-
Not available
r
Read only
c
Configurable
dc
Available if Distributed Clocks with all
Sync/Latch signals are enabled
rt
Available if Receive Times or Distributed Clocks
are enabled (always available for 3-4 ports)
io
Available if Digital I/O PDI is selected
red
Register changed in this version
Page view 29
1 2 ... 25 26 27 28 29 30 31 32 33 34 35 ... 125 126

Comments to this Manuals

No comments