Distributed Clocks SYNC/LATCH Signals
Slave Controller – ET1200 Hardware Description III-43
7 Distributed Clocks SYNC/LATCH Signals
For details about the Distributed Clocks refer to Section I.
7.1 Signals
The Distributed Clocks unit of the ET1200 has the following external signals (depending on the ESC
configuration):
EtherCAT
device
SYNC/LATCH[1:0]
Figure 19: Distributed Clocks signals
Table 44: Distributed Clocks signals
SyncSignal (OUT) or LatchSignal (IN), direction bitwise
configurable via register 0x0151 / EEPROM.
NOTE: SYNC/LATCH signals are not driven (high impedance) until the EEPROM is loaded.
7.2 Timing specifications
Table 45: DC SYNC/LATCH timing characteristics ET1200
Time between Latch0/1 events
Pulse length for SYNC0/1 if used as PDI
interrupt in continuous mode
LATCH0/1
t
DC_LATCH
t
DC_LATCH
Figure 20: LatchSignal timing
SYNC0/1
t
DC_SYNC_Jitter
Output event time
t
DC_SYNC_Jitter
Figure 21: SyncSignal timing
Comments to this Manuals