
PDI description
Slave Controller – ET1100 Hardware Description III-71
a) with preceding write access and
t
WR_delay
< t
write_int
b) without preceding write access or
t
WR_delay
≥ t
write_int
c) 8 bit access, absolute worst case with
preceding 8 bit write access (t
WR_delay
= min,
t
WR_int
=max)
d) 16 bit access, absolute worst case with
preceding 16 bit write access (t
WR_delay
=min,
t
WR_int
=max)
a) 8 bit access
b) 16 bit access
Delay between WR deassertion and
assertion
a) RD access directly follows WR access
with the same address (8 bit accesses or 8
bit WR and 16 bit RD)
b) different addresses or 16 bit accesses
Delay between WR deassertion and RD
assertion
Time both CS and WR have to be de-
asserted simultaneously (only if CS is de-
asserted at all)
Time both CS and RD have to be de-
asserted simultaneously (only if CS is de-
asserted at all)
Time between EEPROM_LOADED and first
access
IRQ valid after EEPROM_LOADED
Comments to this Manuals