
PDI description
III-78 Slave Controller – ET1100 Hardware Description
CLK CPU_CLK_IN
CS
TS
ADR[15:1]
DATA[15:8]
BS1
BS0
TA
CS
TS
ADR[15:1]
DATA[7:0]
A[0]
BHE
TA
ADR[0]
16 bit µController
sync
EtherCAT device
open
DATA[7:0] DATA[15:8]
R/W RD/WR
OE open
IRQ IRQ
TSIZ open
General purpose input EEPROM_Loaded
optional
Figure 30: Synchronous 16 bit µController connection using Byte Select
Comments to this Manuals