Beckhoff EtherCAT IP Core for Xilinx FPGAs v3.00k User Manual Page 108

  • Download
  • Add to my manuals
  • Print
  • Page
    / 144
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 107
PDI Description
III-96 Slave Controller IP Core for Xilinx FPGAs
SOF
DATA
Input DATA
t
SOF_to_DATA_setup
t
SOF
t
SOF_to_DATA_hold
Figure 39: Digital Input: Input data sampled at SOF, I/O can be read in the same frame
LATCH_IN
DATA
Input DATA
t
DATA_hold
t
DATA_setup
t
LATCH_IN
t
Input_event_delay
Figure 40: Digital Input: Input data sampled with LATCH_IN
SYNC0/1
DATA
Input DATA
t
DATA_hold
t
DATA_setup
t
Input_event_delay
Figure 41: Digital Input: Input data sampled with SYNC0/1
Page view 107
1 2 ... 103 104 105 106 107 108 109 110 111 112 113 ... 143 144

Comments to this Manuals

No comments