Beckhoff EtherCAT IP Core for Xilinx FPGAs v3.00k User Manual Page 128

  • Download
  • Add to my manuals
  • Print
  • Page
    / 144
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 127
PDI Description
III-116 Slave Controller IP Core for Xilinx FPGAs
BHE1
CS
BHE
WR
RD
DATA
BUSY
ADR1
ADR
t
WR_active
t
CS_delay
t
WR_delay
t
ADR_BHE_DATA_hold
DATA1
t
ADR_BHE_DATA_setup
t
CS_to_BUSY
t
WR_to_BUSY
t
CS_to_BUSY
t
CS_to_BUSY
t
BUSY_to_WR_CS
Internal
state
Writing ADR1Idle Idle
t
CS_WR_overlap
t
write_int
Writing ADR2
BHE2
ADR2
DATA2
t
BUSY_to_WR_CS
t
CS_WR_overlap
Idle
t
write_int
Figure 56: Write access (write after falling edge nWR)
Page view 127
1 2 ... 123 124 125 126 127 128 129 130 131 132 133 ... 143 144

Comments to this Manuals

No comments