Beckhoff EtherCAT IP Core for Xilinx FPGAs v3.00k User Manual Page 51

  • Download
  • Add to my manuals
  • Print
  • Page
    / 144
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 50
IP Core Configuration
Slave Controller IP Core for Xilinx FPGAs III-39
Mapping to global IRQ
Sync0 and Sync1 can additionally be mapped internally to the global IRQ. This might be a good
solution if a microcontroller interface is short on IRQs. However, the sync signals will remain available
on Sync0 and Sync1 outputs.
Page view 50
1 2 ... 46 47 48 49 50 51 52 53 54 55 56 ... 143 144

Comments to this Manuals

No comments