Beckhoff EtherCAT IP Core for Xilinx FPGAs v3.00k User Manual Page 137

  • Download
  • Add to my manuals
  • Print
  • Page
    / 144
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 136
PDI Description
Slave Controller IP Core for Xilinx FPGAs III-125
CLK_PDI_EXT
ARREADY
ADR
ARADR
RVALID
RDATA
DATA
t
Read
ARVALID
t
Clk
Figure 61: AXI Read Access
CLK_PDI_EXT
AWREADY
WREADY
ADR
DATA
AWADR
WDATA
BVALID
t
Write
AWVALID
WVALID
t
Clk
Figure 62: AXI Write Access
Page view 136

Comments to this Manuals

No comments